I. INTRODUCTION
Recently, the fabrication of a high-speed metal GaAs field effect transistor (MESFET) using the self-aligned gate (SAG) technique has been proposed [1] .
In the SAG process, the gate is used as an implantation mask for the formation of the source and drain regions. Implantation is followed by a high-temperature annealing step (> 850°C). This requires thermally stable (up to 850°C) and reproducible GaAs Schottky contacts.
Refractory metals, especially W have been shown to form thermally stable Schottky contacts to n-GaAs up to annealing temperatures of 600°C [2] [3] [4] .
Deviations from ideal Schottky behavior were observed for the W/GaAs diode after annealing at temperatures > 650°C. Extremely high thermal stabilty (up to 950°C) for the W/GaAs diode was also reported by Matsumoto et al [5] . After annealing at 950°C in an As overpressure, Matsumoto et al observed significant interdiffusion of W and GaAs at the interface. However, the electric~l behavior of the diode did not deviate from ideal diode characteristics (~b -0.7 eV and n-1.2).
Successful SAG GaAs MESFETs have been fabricated with Ti/W [1] , Ti/W silicide [6] and Ta silicide [7] as gate materials. WN/GaAs also showed good thermal stability for annealing at 800oC [~] . The thermal stability of TiN [10] and MoSi 2 [11] contacts to GaAs has also been investigated, but they were found to be unstable contacts for annealing temperatures higher than 700°C and 500°C, respectively. _The degradation of these contacts at high temperatures was believed to be connected to the interdiffusion of GaAs and the contact materials at the interface [8, 11] . This explanation, however, does not seem to be applicable to the W/GaAs contact studied by Matsumoto et al. The excellent electrical behavior of the W/GaAs diode after annealing at 950°C observed by Matsumoto et al might be the result of the formation of a uniform layer of -3- a W-GaAs intermetallic compound at the W/GaAs interface. The formation of such a layer at the interface is possibly due to the As overpressure which is much more effective than the oxide capping technique commonly used to prevent As loss during high temperature annealing.
In order to select better gate materials for GaAs for the SAG process in the future, the high temperature degradation mechanisms for metal-GaAs Schottky diodes must be clearly understood. In this paper, the electrical and structural properties of the W/GaAs diode after annealing with oxide capping at temperatures ranging from 100°C to 900°C are investigated. The emphasis of this study is on the high temperature (> 700°C) degradation mechanisms of the diode.
Electrical measurements were performed with current voltage (I-V) and capacitance voltage (C-V) techniques. Analytical techniques including Rutherford backscattering spectrometry (RBS), scanning electron microscopy (SEM), and transmission electron microscopy (TEM) were used to characterize the structural properties of the diodes. A possible model derived from the experimental results for the degradation of the diode after high temperature annealing will be discussed.
II. EXPERIMENTAL
Undoped semi-insulating (p > 10 7 0-cm) and Te-doped (n-1o 17 tcm 3 ; p-10-2 0-cm) <100> GaAs wafers were degreased and etched with a solution of H 2 so 4 :H 2 o 2 :H 2 o (5:1:1) for 1 min. The n-type GaAs wafer was patterned with a standard lithographic technique. Dots of sizes ranging from 0.2 mm to 1 mm in diameter were exposed for metallization. Prior to W deposition, the patterned n-type GaAs wafer was cleaned with a solution of NH 4 0H:H 2 o 2 :H 2 o (1:1:100) for 1 min followed by a 1 min etch in 50% HCl solution for native oxide removal.
The undoped wafer was etched in 50% HCl solution before W deposition.
W was sputtered onto the GaAs substrate in a Perkin-Elmer Randex sputtering system* at an Ar pressure of -15 mtorr. W dots of thickness -1800 A were defined on the n-GaAs substrate using the standard lift-off technique for electrical measurements. A thin layer (-180 A) of W was deposited on the undoped GaAs substrate for RBS and TEM measurements. The metallized wafers were then cut into small pieces and capped on both sides with -2000 A of Si0 2 by sputtering. Annealing was carried out in the temperature range of 100-900°C for various time durations in a flowing N 2 ambient. Au-Ge alloy ohmic contacts were formed on the back side of the diodes by e-gun·evaporation of Ge-doped Au followed by brief annealing at 425°C after the removal of the Si0 2 cap.
Current-voltage measurements were performed with a HP 41408* current meter with a built-in DC voltage source. Ideal I-V characteristics are represented by the following equation:
where J is the current density, A* is the Richardson constant (taken to be -8.6 A/cm 2 tK 2 [12] in this work), T is the temperature in K, k is the Boltzmann constant, Va is the applied voltage, q~b is,the Schottky Barrier height of the diode, and n is the ideality factor which is= 1 if the thermionic emission Figure 6 shows a series of scanning electron micrographs for samples asdeposited and annealed at 300°C, 700°C and 900°C. A morphologically smooth W film on the GaAs substrate is observed in the sample annealed at 300°C. After 700°C annealing, the edge between theW film and the GaAs substrate starts to form voids indicating that the W/GaAs interface is becoming "rough". Annealing at 900°C results in more voids at the interface and a non-uniform W film with holes appearing at the W surface.
Electron Microscopy Measurements

Transmission electron diffraction patterns for thin (-180 A) W layers on
GaAs as-deposited and annealed at 750°C and 900°C with their corresponding -7-bright field images are shown in Fig. 7 . The as-deposited film shows fine grain size -70 A. From the diffraction pattern, this fine-grained layer was identified as the a-W phase with A-15 crystal structure [13] . However, the 100 and 110 diffraction rings which are kinematically forbidden in a perfect A-15 structure were faintly visible in the diffraction pattern. This suggests that the sputtered W film may contain defects (vacancies, interstitials or impurities) at high concentrations. After annealing at 750°C for 20 min, the film transformed into b~c.c. a-W with large grain size (-900 A). The electron diffraction pattern of this sample indicates that a small amount of W~s 3 was present. Small voids also appeared at the grain boundaries covering -1% of the total surface.
Micrographs for samples annealed at 900°C for 20 min show that theW film balled up and formed spherical grains of -1000 A in diameter on the GaAs substrate. About 60% of the GaAs surface was exposed. Diffraction patterns of the individual grain indicated that these islands formed were single grains of W 2 As 3 with a monoclinic structure. Since a diffraction data file for other W-Ga or W-Ga-As phases is not available for comparison, the presence of these phases as reaction products cannot be ruled out. The electron diffraction data for the samples as-deposited and annealed at 750°C and 900°C are shown in Table I . X-ray diffraction data for the a-W, a-W and W~s 3 phases taken from the JCPDS powder diffraction file are also shown in the table. Figure 8 shows the forward and the reverse I-V characteristics of the W/GaAs diodes after annealing at various temperatures up to 900°C. The Schottky barrier heights ~b were obtained by extrapolating the linear portion of a curve to intercept the current axis. The ideality factor n is obtained from the slope of the linear portion of a curve. Figure 9 shows the 0b and n calculated from Fig. 8 for diodes annealed at various temperatures. ·After annealing at temperatures between 300 and 500°C, the reverse leakage currents of the diode decrease by an order of magnitude. Figure 10 shows a plot of the leakage currents at a reverse bias of 0.4 V versus the annealing temperature.
Electrical Measurements
The forward current also shows very good linearity with n -1.05 (n -1.1 for as-deposited diodes) in this temperature range. These values of n and the low reverse leakage currents indicated that diodes annealed at temperatures between 300°C and 500°C have close to ideal character1stics.
Degradation of the diodes is noticeable from the I-V curves after annealing at 600°C and higher temperatures. The ideality factor increased to 1.14 and the reverse leakage current increases by an order of magnitude compared to the 300°C annealed diode. After 700°C annealing, n becomes much larger than 1 (-1.34) indicating that the diode deviates substantially from the ideal thermionic model. Higher temperature annealing at 800 and 900°C resulted in ohmiclike behavior with comparable forward and reverse currents and n > 2. The thermionic emission model can no longer be applied to the I-V characteristics of these structures. This is not surprising in view of our microscopy and RBS results reported in the preceding sections. This can be explained by the annealing out of defects due to native oxide and surface states at the interface resulting in a sharp W/GaAs interface. The SEM images suggest that theW films are more adherent to GaAs after annealing at low temperature (< 600°C}. Previous X-ray diffraction experiments on W films [14] further showed that the transformation from a-W to a-W occurred at a temperature of -300°C. However, the contribution of this phase transformation to the electrical properties of the diode is unclear.
The Effects of W and GaAs Interdiffusion on the Electrical Degradation of the Diode
According to the RBS results, W diffused into the GaAs substrate at annealing temperatures greater than 650°C. Corresponding outdiffusion of As and probably Ga atoms into theW film was also observed at this annealing temperature. After annealing at 700°C for 20 minutes, theW concentration was -0.3
at .% at a depth of 500 -600 A below the W/GaAs interface. Since the W is known to be an acceptor in GaAs [15, 16] , it is expected that the W atoms which diffuse into the GaAs substrate will change the electronic properties of the -10-n-type GaAs at the interface. Therefore, W diffusion will affect the electrical properties of the diode in two ways. First, the W levels present a high concentration of recombination centers near the junction. As a result, the recombination current of the diode increases. According to the Shockley-ReadHall model [17, 18] , the recombination current Jr can be expressed as where Jro is the prefactor which depends on the geometry of the diode and the electronic properties of the substrate material. Th~refore, the ideality factor for the forward I-V characteristics of the diode will approach 2 when the recombination current is large. The reverse leakage of the diode will also increase when the recombination current increases. These effects were observed in the I-V characteristics of the W/GaAs diodes annealed at 600°C and 700°C shown in Fig. 8 . The sample annealed at 600°C had n = 1.13 which was slightly higher than diodes annealed at lower temperatures (n < 1.1). The leakage current for this diode was an order of magnitude higher than that for diodes annealed at lower temperatures. Further increase in the recombination current was noted for diodes annealed at 700°C. The ideality factor n for these diodes increased to 1.5 and their leakage increased by a factor of five (as compared to the 600°C annealed diode). Thus it was suspected that significant W diffusion actually started at-600°C but this diffusion was, however, below the detectable limit of RBS (< 10 18 atoms/cm 3 ) and could not be observed in the spectra.
Second, when the concentration of W acceptors in GaAs is high enough, the shallow donors will be significantly compensated by these acceptors resulting in a non-abrupt layer of higher resistivity GaAs at the interface. In our -11-case, this highly resistive layer was between 600 A and 1000 A thick and did not have sharp interface with the n-GaAs. The existence of this layer for the 600°C and 700°C annealed diodes was indirectly confirmed by the inversion behavior at reverse bias in the low frequency C-V measurements on these diodes shown in Fig. 12 . Furthermore, a calculation of the series resistance of the diode using the I-V data based on the Norde's function [19, 20] indicated an order of magnitude increase in the series resistance of the 700°C annealed diode as compared to the 500°C annealed diode. Such an increase in the series resistance strongly suggested the presence of a highly resistive layer near the W/GaAs interface. Table II shows the results of the series resistance calculations derived from the Norde's approach. In other words, the W/n-GaAs diode became a W/GaAs:Te+W/n-GaAs structure after annealing at temperatures > 600°C. Therefore, the electrical behavior deviated significantly from the ideal rectifying behavior after high temperature treatment. Schematics of the possible band structure of the diode before and after 700°C annealing are shown in Fig. 13 . Similar electrical degradation was observed,by Waldrop [3] for W/GaAs diodes annealed at temperatures > 550°C. However, no structural information on the interdiffusion of W and GaAs in this temperature range has been reported in the literature.
Effects of W-GaAs Reactions on the Electrical Degradations of the Diode
The TEM and RBS measurements showed that above 850°C annealing, theW overlayer started to react with the GaAs substrate and the reaction product, W 2 As 3 , tended to ball up forming islands on the GaAs surface. The Ga produced from the dissociation of the GaAs during reaction possibly diffused -12-through the voids along the W grain boundaries and into the Si0 2 cap. At this stage, the diode was physically degraded with a very rough interface as can be observed from the SEM microgaphs in Fig. 10. A schematic diagram for the structure of the diode as it proceeded through ever higher annealing temperatures is shown in Fig. 14 . Parameters such as ideality factor, Schottky barrier height, depletion width, etc., obtained from electrical measurements (I-V, C-V) become meaningless for these cases as indicated by our results.
V. SUMMARY
The electrical behavior of W/n-GaAs diodes was studied for different annealing temperatures ranging from 100-9oo·c. Ideal diode characteristics were observed for diodes annealed at temperatures between 3oo·c and soo·c.
Diode degradation in terms of ideality factors larger than 1.14 and unreasonable Schottky barrier heights were observed for diodes annealed at temperatures higher than 6oo·c. For diodes annealed between 6oo·c and 7so·c, the degradation was found to be correlated with the diffusion of W into the GaAs sub- .. 1.57
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